



**NATIONAL INSTITUTE OF TECHNOLOGY, ARUNACHAL PRADESH**  
(Established by MHRD, Govt. of India)  
**YUPIA, ARUNACHAL PRADESH -791112, INDIA**

**Dr. Abhik Banerjee**  
Dean, R & D

Website : www.nitap.ac.in  
E-Mail : deanrnd@nitap.ac.in  
Fax No. : 0360- 2284972  
Phone No.: 9485230670

Pro No.: ECE/P/AM/02/2019/DST(SERB)/


Date: 17-02-2022

Advt. No. ECE/AM/JRF/02

The interview for the temporary post of 'Junior Research Fellow (JRF)' under SERB CRG Project (No. CRG/2019/006362) titled "Integration of Variable Frequency Clock and Gated Clock Tree to Mitigate Power Supply Noise in Multi-core CPU" will be conducted in the Dept. of Electronics & Communication Engineering (ECE), NIT Arunachal Pradesh on 25<sup>th</sup> February 2022 (Friday) via GOOGLE MEET at 11:30 AM onwards.

1	Name of the Post	Junior Research Fellow (JRF) - 01
2	Name of the Research Project	Integration of Variable Frequency Clock and Gated Clock Tree to Mitigate Power Supply Noise in Multi-core CPU
3	Name of the Sponsoring Agency	SERB (Govt. of India)
4	Tenure of the Project	03 Years or Completion of the project
5	Tenure of the Assignment	Extendable annually till completion of project subject to the satisfactory performance and availability of fund released by sponsoring agency
6	Job Description	One JRF is required for the study of Power Supply Noise (PSN) mitigation techniques in Multi-core CPU / Silicon ICs. The final goal is to devise a novel circuitual technique to curb down PSN.
7	Consolidated monthly compensation / Fellowship	Rs. 31,000/- per month
8	Essential Qualifications and experience	ME / M.Tech in VLSI / Microelectronics / Nanotechnology and related areas. Knowledge in VLSI design tools (Cadence, Mentor Graphics) is desirable
9	Accommodation	Bachelors Accommodation in the Institute Hostel may be provided subject to availability

Eligible candidates may appear for the online interview at the Department of Electronics & Communication Engineering, National Institute of Technology Arunachal Pradesh. The candidates are advised to send a mail to [majumder.alak@gmail.com](mailto:majumder.alak@gmail.com) on or before 24<sup>th</sup> Feb' 2022 (5.00 PM) with a subject "Application for JRF position in the project no. CRG/2019/006362" along with the relevant documents: CV, mark sheets, research papers (if any) and experience certificate (if any) etc. attached in a single PDF. The link of GOOGLE MEET will be shared to the candidates prior to the date of interview. Mere possession of essential/desirable qualification and experience does not guarantee selection for the post. Candidates will be selected on merit and need of the project.

  
Dean (R & D)  
NIT Arunachal Pradesh  
Yupia

Copy to:

1. All Heads of the Departments, NIT Arunachal Pradesh for publication on Departmental Notice Boards.
2. Dr. Alak Majumder, PI with a request to give wide publicity of the advertisement.
3. Head of the Department, Electronics & Communication Engineering
4. Project file

डीन (आर एंड डी)/Dean (R & D)  
राष्ट्रीय प्रौद्योगिकी संस्थान, अरुणाचल प्रदेश  
National Institute of Technology, Arunachal Pradesh  
Yupia, Arunachal Pradesh-791112, India